Skip to content
2000
Volume 17, Issue 2
  • ISSN: 1876-4029
  • E-ISSN: 1876-4037

Abstract

Background

Many applications, including biological applications, require a very high output impedance current mirror because they run at very low voltages. The circuit known as the current mirror applies the idea that two identical MOS transistors with the same gate-source voltage will have equal channel currents flowing through them.

Objective

The objective of this study is to optimize the design to minimize power consumption while maintaining accurate current mirroring, which is crucial for low-power and energy-efficient electronic systems.

Methods

This study is performed in Cadence Virtuoso using the gdpk45 technology node to construct a cascode current mirror, comparing simulation findings to other contemporary mirrors.

Results

A significant improvement in power usage is shown in comparison to other types of current mirrors, and a small signal model analysis of the circuit, the design, and its mathematical model is investigated.

Conclusion

Compared to the circuits that were previously designed, the output resistance values are substantially greater. The cascode current mirror that is suggested in this paper uses 48 µW of electricity, while the other cascode current mirror uses 74.186 µW.

Loading

Article metrics loading...

/content/journals/mns/10.2174/0118764029325758241017072331
2024-11-07
2025-06-28
Loading full text...

Full text loading...

References

  1. BansalBajrang Current mirror circuits with improved performanceInt. J. Electr. Electron. Eng.20111216
    [Google Scholar]
  2. NagulapalliR.K. A 15uW, 12 ppm/°C curvature compensated bandgap in 0.85v supply2021 IEEE International Symposium on Circuits and Systems (ISCAS)Daegu, Korea, 22-28 May 2021, pp. 1-4
    [Google Scholar]
  3. VarunT. NagulapalliR. RajaI. A 82μW mixed-mode sub-1V Bandgap reference with 25 ppm/°C temperature co-efficient with simultaneous PTAT generation.2021 25th International Symposium on VLSI Design and Test (VDAT)Surat, India, 16-18 September 2021, pp. 1-410.1109/VDAT53777.2021.9600909
    [Google Scholar]
  4. KumarA. YadavA.S. RoyC.M. A new CMOS voltage divider based current mirror, compared with the basic cascode current mirrors.Int. J. Adv. Res. Comput. Sci. Software Eng.201334
    [Google Scholar]
  5. NagulapalliR. HayatlehK. BarkerS. TammamA.A. YassineN. YassineB. Ben-EsmaelM. A low noise amplifier suitable for biomedical recording analog front-end in 65nm CMOS technology.J. Circuits Syst. Comput.2019288195013710.1142/S0218126619501378
    [Google Scholar]
  6. ChanderS. Effect of noise components on L-shaped and T-shaped heterojunction tunnel field effect transistor.Semicond. Sci. Technol.202237707501110.1088/1361‑6641/ac696e
    [Google Scholar]
  7. RadisavljevicB. WhitwickM.B. KisA. Integrated circuits and logic operations based on single-layer MoS2.ACS Nano20115129934993810.1021/nn203715c22073905
    [Google Scholar]
  8. ZupanD. CzeplN. DeutschmannB. Influence of layout parasitics on EMI improved folded cascode amplifier input stages using filtering and linearization methods.Asia Pacific International Symposium on Electromagnetic CompatibilityNusa Dua - Bali, Indonesia, 27-30 September 2021, pp. 1-4.
    [Google Scholar]
  9. SinghA. SinhaS.K. ChanderS. Impact of ferroelectric material BaTiO 3 on negative capacitance TFET device and its circuit application.Integr. Ferroelectr.20232371384610.1080/10584587.2023.2227054
    [Google Scholar]
  10. SaligramR. RakshithT.R. Design of low logical cost adders using novel parity conserving toffoli gateInternational Conference in Emerging Trends in Communication, Control, Signal Processing and Computing ApplicationsBangalore, India, 10-11 October 2013, pp. 1-610.1109/C2SPCA.2013.6749357
    [Google Scholar]
  11. FrancoL. Design of an operational amplifier input stage immune to EMI.IEEE Trans. Electromagn. Compat.2007494834839
    [Google Scholar]
  12. ChanderS. SinhaS.K. ChaudharyR. Simulation study of multi-source hetero-junction TFET-based capacitor less 1T DRAM for low power applications.Mater. Sci. Eng. B202430011708010.1016/j.mseb.2023.117080
    [Google Scholar]
  13. AddalaD. SinhaS.K. GadiparthiM.C. ChanderS. 1T-DRAM cell with different FET technologies for low power application.Wirel. Pers. Commun.2023128147148610.1007/s11277‑022‑09963‑w
    [Google Scholar]
  14. SaberiM. ShooshtariA.T. A low-power wide-range voltage level shifter using a modified Wilson current mirror.2016 24th Iranian Conference on Electrical Engineering (ICEE)Shiraz, Iran, 10-12 May 2016, pp. 1363-1366
    [Google Scholar]
  15. HaD. A current-mirror technique used for high-order curvature compensated bandgap reference in automotive application.2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)Shiraz, Iran, 10-12 May 2016, pp. 1363-13662016
    [Google Scholar]
  16. PaulikG.F. MayerR.P. Differential amplifier with current-mirror load: Influence of current gain, early voltage, and supply voltage on the dc output voltage.IEEE Trans. Educ.201255223323710.1109/TE.2011.2164542
    [Google Scholar]
  17. LiS. Ron HuiS.Y. Self-configurable current-mirror circuit with short-ircuit and open-circuit fault tolerance for balancing parallel light-emitting diode (LED) string currents.IEEE Trans. Power Electron.201429105498550710.1109/TPEL.2013.2291392
    [Google Scholar]
  18. LakshmiE.V.N. ReddyN.S.S. Design of reversible full subtractor using new reversible EVNL gate for low power applications2016 International Conference on Inventive Computation Technologies (ICICT)Coimbatore, India, 26-27 August 2016, pp. 1-5.10.1109/INVENTIVE.2016.7830204
    [Google Scholar]
  19. NagulapalliR. HayatlehK. BarkerS. ReddyB.N.K. A single BJT 10.2 ppm/°C bandgap reference in 45nm CMOS technology202010.1109/ICCCNT49239.2020.9225362
    [Google Scholar]
  20. RajN. SinghA.K. GuptaA.K. Low‐voltage bulk‐driven self‐biased cascode current mirror with bandwidth enhancement.Electron. Lett.2014501232510.1049/el.2013.3600
    [Google Scholar]
/content/journals/mns/10.2174/0118764029325758241017072331
Loading
/content/journals/mns/10.2174/0118764029325758241017072331
Loading

Data & Media loading...


  • Article Type:
    Research Article
Keyword(s): AMPLIFIER; Cascode; CMOS; gdpk45 technology; low power; VLSI
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test