Skip to content
2000

Elimination of the Impact of Trap Charges through Heterodielectric BOX in Nanoribbon FET

image of Elimination of the Impact of Trap Charges through Heterodielectric BOX in Nanoribbon FET
Preview this chapter:

In this study, a heterodielectric BOX (HDB) Nanoribbon FET (NR-FET) is built using the TCAD device simulator to reduce the effect of trap charges on numerous electrical properties in traditional NR-FETs. Initially, a reasonable study in terms of transfer characteristics of NR-FET is highlighted between homodielectric and HD BOX. Because of the existence of high-k dielectric below the drain area, it is assumed that the impact of trap charges is insignificant in HDB NR-FET. Furthermore, the trap charge effect on transconductance (gm ), total gate capacitance (Cgg), and cut-off frequency (fc ) in HDB NR-FETs are investigated. Higher-order harmonics of gm (gm2 and gm3) and linearity parameters are studied for HDB NR-FET in a series of steps. Finally, the effect of temperature on input characteristics, gm , Cgg, fc , gm2, gm3, and linearity behavior for HDB NR-FET is investigated in the presence of trap charges.

/content/books/9789815238242.chapter-12
dcterms_subject,pub_keyword
-contentType:Journal
10
5
Chapter
content/books/9789815238242
Book
false
en
Loading
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test