Skip to content
2000
Volume 11, Issue 4
  • ISSN: 2352-0965
  • E-ISSN: 2352-0973

Abstract

Introduction: In Very Large Scale Integration (VLSI), routing is the process of making connections among objects reasonable in the specific area and some cost metrics (i.e., routability) are optimized. It is a crucial step in VLSI physical design as the performance of a chip depends on the routing results heavily. Methods: In this paper, by congestion-based routing modeling, a multilevel based routing optimization method is developed to solve the VLSI routing problem. In the routing optimization method, the global and the detailed routing phases run alternately. At each level of the multilevel framework, global and detailed routing paths for each local net are identified. Moreover, some strategies are used to improve the routing results. Results: After detailed routing, a resource estimation is designed to obtain more accurate routing resources for the next level, and an ultimate congestion strategy is used to improve the pass rate of the nets. Experimental results on standard tested benchmarks demonstrate that the proposed method is effective and efficient to improve the routability of a chip.

Loading

Article metrics loading...

/content/journals/raeeng/10.2174/2352096511666180213100527
2018-12-01
2025-07-05
Loading full text...

Full text loading...

/content/journals/raeeng/10.2174/2352096511666180213100527
Loading
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test