Skip to content
2000
Volume 16, Issue 1
  • ISSN: 1876-4029
  • E-ISSN: 1876-4037

Abstract

Background: The global RC interconnects have become the controlling parameter for a circuit’s performance. But with the decrease in technology, an increase in resistance has become prominent. This increase further directly affects the performance of the system by increasing the performance parameters of the circuit like delay and power consumption. To resolve this issue and to be compatible with Internet of Things (IoT) applications, the interconnect circuits are required to be high speed with less heat generation. Methods: In this paper, a new RC and RLC interconnect circuit design was proposed for 45 nm technology to enhance the performance parameters. Furthermore, the RC interconnect design was simulated for lumped and distributed networks. The parasitic component values (resistance, inductance, and capacitance) are evaluated using PTM technology. Results: The proposed interconnect circuit's resistance value decreased by a factor of 4, but the capacitance remains the same. Furthermore, power consumption and delay values were attained. An overall comparison was done between RC and RLC networks. Conclusion: 63.13% power improvement and 24.87% delay improvement were observed in the RLC network over RC distributed network.

Loading

Article metrics loading...

/content/journals/mns/10.2174/0118764029277963231127105304
2024-03-01
2025-06-12
Loading full text...

Full text loading...

/content/journals/mns/10.2174/0118764029277963231127105304
Loading

  • Article Type:
    Research Article
Keyword(s): delay; Interconnect; internet of things; low power VLSI; power consumption; PTM technology
This is a required field
Please enter a valid email address
Approval was a Success
Invalid data
An Error Occurred
Approval was partially successful, following selected items could not be processed due to error
Please enter a valid_number test